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Abstract. This paper presents an efficient wavelet based
numerical method for analyzing functional and dynamic
crosstalk of CMOS driven coupled copper (Cu) intercon-
nects known as Multi-Resolution Time Domain (MRTD),
wherein, the CMOS drivers are modeled using nth-power law
model. The performance of the proposed MRTD method is
evaluated through recursive simulations in HSPICE environ-
ment and compared with the conventional Finite Difference
Time Domain (FDTD) method at 32-nm technology node for
global interconnects of length 1mm, where the computations
of the proposed model and conventional FDTD are carried
out using MATLAB. For different number of test cases, the
proposed MRTD method gives an average error of 0.14%
and 1.9 % for peak crosstalk noise and peak noise timing,
respectively, with respect to HSPICE results. Also, the dy-
namic crosstalk noise on victim line of the proposed MRTD
method are in close agreement with those of HSPICE. The re-
sults show the dominance of the proposedMRTDmethod over
the conventional FDTD method regarding accuracy. The
proposed MRTD method is also extended for three-mutually-
coupled interconnect lines for crosstalk analysis, with an av-
erage error less than 1%when compared to that of more than
3% using the conventional FDTD method. Moreover, for the
transient analysis, the MRTD method is more time efficient
than HSPICE.
Keywords
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1. Introduction
With the evolution of deep sub-micron CMOS technol-
ogy, the circuits in chips (SOCs) allowGiga-scale integration.
In such circuits, the analysis of interconnects have become
extremely important to determine the performance of a cir-
cuit such as power consumption and time delay. In addition
to the delay, with the high operating frequencies, crosstalk is
a pitfall in the design of interconnect structures for circuitry.
As on-chip circuitry is gradually miniaturized, the adjacent
interconnects are brought into closer proximity. Accordingly,
the undesired signal coupling between the interconnects gets
elevated [1].So, the precise prediction of peak crosstalk noise
and peak noise timing in a driver-interconnect-load (DIL)
systemhas become a critical design view for a long period [1].
For the analysis of the crosstalk noise, most of the earlier
models have considered non-linear CMOS driver as a simple
linear resistor [2], [3], which leads to a discrepancy in the
results. Because, during the transient, MOSFET operates in
saturation region about 50% of its operating time and rest of
time in linear (or) cutoff regions [4].
To model a DIL system, several methods have been
reported in the recent state of the art works , where differ-
ent analytical solutions, the Finite Difference Time Domain
(FDTD) method and SPICE solutions are explored [5], [6].
The alpha-power law model used for modeling non-linear
CMOS driver and an interconnect line is modeled us-
ing the Analytical approach for the analysis of functional
crosstalk effects [5] and dynamic crosstalk effects [7]. The
models outlined in [5] and [7] is limited to only two cou-
pled interconnect lines resulting in dependance on even-odd
modes. To analyze the dynamic crosstalk of multiple mu-
tually coupled on-chip interconnect lines, Vobulapuram et
al. in [8] used FDTD method for modeling of intercon-
nect lines where CMOS driver is represented using alpha-
power law model. The alpha-power law model becomes
imprecise with the technology scaling, as it ignores the fi-
nite drain conductance (λ) parameter. Later, in [9], Vobu-
lapuram et al. employed nth power law model [10], which
includes the finite drain conductance (λ) parameter to repre-
sent CMOS driver with FDTD [11] for modeling mutually
coupled interconnect lines.
The conventional FDTD method is a substantial nu-
merical technique for solving partial differential equations
and Electromagnetic problems. But the conventional FDTD
method is numerically dispersive [12]. The Multiresolution
Time-Domain (MRTD) method proposed by Krumpholz et
al. in [13] presents significant advantages in numerical dis-
persion properties [14]–[17]. In Multiresolution analysis
using the Haar scaling function as the basis function, the
MRTD algorithm is equally accurate with the conventional
FDTD [15]. The Daubechies’ scaling function based MRTD
method with three and four vanishing moments shows higher
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accuracy than conventional FDTD [16]. The MRTD method
using the Daubechies’ scaling function as the basis function
for the transient analysis of transmission lines shows a bet-
ter dispersion property than the FDTD method [18]. How-
ever, the MRTD method has not been used to calculate the
crosstalk noise and delay of CMOS driven coupled on-chip
interconnects in the present state of the art works.
This paper adopted theMRTD [18] method for the anal-
ysis of crosstalk noise of VLSI interconnects. To drive the
interconnect lines a non-linear CMOS driver is considered,
which is modeled using nth power law model [10].
The rest of the paper is organized as follows: Section 2
discusses the formulation of the MRTD method for coupled
Cu interconnect lines. Section 3 describes the simulation
setup and the validation of the results for two and three
coupled interconnects, followed by conclusion in Sec. 4.
2. Formulation of the MRTD Method
The proposed MRTD method is developed using
Daubechies’ scaling function as the basis function having
four vanishing moments for coupled VLSI interconnects. In
a more practical approach, CMOS drivers are considered for
analyzing the performance more precisely. Capacitive loads
are considered for the termination of interconnect lines. The
schematic of the CMOS-driven coupled interconnect lines
are shown in Fig. 1. Cd and Cm are the parasitic capacitance
of CMOS, where Cd represents drain diffusion capacitance
and Cm represents gate-to-drain coupling capacitance.
Where Rx is the line resistance per unit length (p.u.l.),
Lx is line inductance p.u.l. Cx is line capacitance p.u.l. The
subscript x represents aggressor line at x = 1 and victim line
at x = 2. CL is the load capacitance. The interconnect lines
are coupled inductively MC and capacitively CC.
2.1 Modeling of Coupled VLSI Interconnects
The coupled on-chip interconnects considered as dis-














where the voltages (V) and currents (I) are expressed
in 2 × 1 column vector form
[
V1 V2
]T, [I1 I2]T and line














C1 + CC −CC
−CC C2 + CC
]
.
The accuracy and stability of the MRTD method for
solving telegrapher’s equations is achieved by considering
the voltages and currents which are separated by ∆z2 in space
and ∆t2 in time as shown in Fig. 2, where ∆z is the space dis-
cretization interval and ∆t is the time discretization interval.
A CMOS driver drives the interconnect line of length l
at z = 0 and capacitive load terminates it at z = l. The line is
divided uniformly into Nz segments of length ∆z = lNz , rep-
resenting the discretized voltage and current nodes which are
unknown coefficients as shown in Fig. 3., where I0 represents
the source current.
To solve (1a) and (1b), the voltage and current terms can
be expanded using the known functions (φk (z) and hn (t) )
and the unknown coefficients are considered from themethod
outlined in [13] as:
V (z, t) =
+∞∑
k,n=−∞
Vnk φk (z) hn (t) , (2a)















is the coefficient of the current expansion in terms of scaling
functions. The indices k and n are the discrete spatial and
temporal indices related to space and time coordinates via
z = k∆z and t = n∆t.
Fig. 1. DIL system for CMOS driven coupled Cu interconnects.
Fig. 2. Space and time discretization relation for acquiring sec-
ond order accuracy.
Fig. 3. Spatial discretization of MRTD technique for DIL sys-
tem.
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The function hn (t) and φk (z) is defined as:













where h (t) represents a Haar scaling function and φ (z) rep-
resents a Daubechies’ scaling function.
To derive the MRTDmethod for equation (1a) and (1b),
the following integrals [19] are considered:
〈hn (t) , hn′ (t)〉 = δn,n′∆t, (5a)















a (i) δk+i,k′ (6b)
where δk,k′ and δn,n′ represents the Kronecker symbol. In
equation (6b) Sb denotes the effective support size of the
basis functions. The coefficients a(i) are called connection
coefficients. By considering Daubechies’ scaling function
having four vanishing moments (D4) as the basis functions,
Tab. 1 shows a(i) for 1 ≤ i ≤ Sb, whereas a(i) for i > Sb
are zero and for i < 1 it can be obtained by the symmetry
relation a(−1 − i) = −a(i).
Applying the Galerkin technique [13] to equations (1a)
and (1b) using the test functions φk+ 12 hn (t) and φkhn+ 12 (t),

























































In the iterative equations (7a) and (7b), not only the
near-end boundary voltage Vn+11 and far-end boundary volt-
age Vn+1Nz+1 are derived but also the iterative equations of the
voltages and currents near the boundaries also need to be
updated. Near the boundaries the voltages are represented
by Vn+1i and V
n+1








i = 1, 2, 3, · · ·, Sb − 1. All these voltages
and currents have some terms that exceed the index range in
iterative equations (7a) and (7b).








Tab. 1. Connection coefficients a(i) of Daubechies’ scaling
functions (D4) [16].
For updating the iterative equations of voltages and cur-
rents, equation (7a) and (7b) need to be decomposed using




(2i − 1)a(i) = 1. (8)
Substituting (8) into (7b), we get
Sb∑
i=1
(2i − 1) a (i)Vn+1k =
Sb∑
i=1


















Considering the corresponding terms with i, we can decom-
pose (7b) as:
(2i − 1) a (i)Vn+1k = (2i − 1) a (i)V
n













for i = 1, 2, 3, . . . , Sb.
(10)
Equation (10) is further modified by applying the
boundary conditions as illustrated in Sec. 2.2 and Sec. 2.3
respectively.
2.2 Modeling of CMOS Driver
The CMOS drivers are modeled using nth power law
model that considers the effect of finite drain conductance pa-
rameter (λ) along with velocity saturation. During transient
simulation the operation of the pMOS and nMOS transistors
are in either linear, saturation (or) cutoff regions [4].
The pMOS and nMOS current equations using nth
















1 + λp (VDD − VDS)
)
VDS ≤ VDD − VDSATp
(saturation)















IDSATn (1 + λnVDS) VDS ≥ VDSATn
(saturation)
0 VGS ≤ VTn
(cutoff)
(11b)
where IDSATp (IDSATn), λp (λn), VDSATp (VDSATn), and
VTp (VTn) are the drain saturation current, finite drain conduc-
tance parameter, drain saturation voltage and the threshold
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voltage of pMOS (nMOS) respectively. The drain saturation
voltages and currents of pMOS and nMOS are obtained from
VDSATp = Kp
(
VDD − VGS −
VTp)mp , (12a)












Bn (VGS − VTn)
nn . (12d)
The parameters Kp (Kn) and mp (mn) control the linear
region, whereas Bp (Bn) and np (nn) control the saturation
region characteristics of pMOS (nMOS) transistor. The ef-
fective channel length is represented by Leff and the width of
pMOS (nMOS) represented by Wp (Wn). The model param-
eters [9] of pMOS and nMOS transistors are listed in Tab. 2








Tab. 2. Model parameters of pMOS and nMOS for 32-nm tech-
nology node [9].
2.3 Modeling of DIL System
Modeling of the DIL system is incorporated with the
boundary conditions. The current equations incorporate
near-end and far-end interconnect terminal conditions, where
the nodal equation of the source current (I0) at the near-end












where Vs = VGS and V1 = VDS.
Byapplying theGalerkin technique [13] to eq. (13), we obtain















So, the voltage at near-end terminal of interconnect is ob-



















Equation (15) is decomposed by following the steps
from the equations (8)–(10). From the decomposition, we





exceeds the index range, for i = 2, 3, · · ·, Sb. So, a forward
difference scheme is used to overcome this difficulty. There-
































from equation (14) we get
Vn+11 = V
n
































and A2 = ∆t∆zC
−1.
Similarly, at the far-end terminal (k = Nz+1), the nodal
































, D2 = ∆t∆zC
−1.
In continuation with the algorithm, to derive and update
the iterative equations, some term indices exceed the index
range for all nodes between the terminal, therefore a trunca-
tion method is employed.
Taking Vn+1
k
as an example for k = 2, 3, . . . , Sb and fol-
lowing the steps of equation (9) and (10), we can decompose
(7b) as
a (1)Vn+1k = a (1)V
n













3a (2)Vn+1k = 3a (2)V
n














(2k − 1) a (k)Vn+1k = (2k − 1) a (k)V
n















(2k + 1) a (k + 1)Vn+1k = (2k + 1) a (k + 1)V
n















(2Sb − 1) a (Sb)Vn+1k = (2Sb − 1) a (Sb)V
n


















From the equations (20a)–(20e), it can be observed that
for the first k terms, the indices of the equations doesn’t ex-
ceed the index range, whereas, all the equations for which
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the index terms exceed the index range appear in the rest
Sb − k terms. As Sb − k terms go out-of-bounds, these equa-
tions are unavailable for forming iterative equations inMRTD
method. To avoid this problem, a truncation is made in the
equations where the index range is exceeding.
By summing up the first k terms in equa-
tions (20a)–(20e), we can obtain the modified iterative equa-
























Using the same steps illustrated in equa-
tions (20a)−(20e), a modified iterative equations of voltages
at interior points as shown in equation (22) and voltages near
the load as shown in equation (23).







































The iterative equations of current can be updated by
following the same steps of voltage iterative equations with
a slight difference. As shown in Fig. 3, it is observed that
the current nodes appear at the half-integer points, which
means that all the currents are located at the interior points
of terminals. So, the currents near the terminals need to be
modified.
For the iterative equations of current near the terminals,
we need to decompose (7a) by using the steps from volt-
age iterative equations. The final modified current iterative
equations are obtained as
















































for k = Sb + 1, Sb + 2, · · ·,Nz − Sb,Nz − Sb + 1 , iterative





















for k = Nz − Sb + 2,Nz − Sb + 3, · · ·,Nz, iterative equations

























A bootstrapping approach is used for evaluating the updated
voltage and current iterative equations. Foremost, the volt-
age iterative equations are solved at fixed time using equa-
tions (17), (19), (21)–(23) in terms of past values of voltages
and currents. Thereafter, the iterative equations of currents
are solved from equations (24)–(27) in terms of voltages eval-
uated initially and past values of currents. So, to get the stable
output for theMRTD iterative equations, the courant stability





which states that the propagation time must be greater than
the time step, over each cell. where q is a Courant number
given by q = 1∑Ls
i=1 |a(i) |
= ϑ∆t
∆z and ϑ is the phase velocity of
propagation on the line.
3. Simulation Setup and Validation of
Results
The proposed MRTD method is validated in HSPICE
using W-element method and compared with the conven-
tional FDTD method. The coupled interconnect lines are
driven using symmetric CMOS drivers. To maintain the
symmetry in operation of CMOS inverter, the aspect ratio of
Wp toWn is chosen to be 2 : 1, with thewidth of pMOS (Wp) is
chosen to be 3.2 µm. A ramp signal falling from 0.9V(VDD)
to 0V with a transition time of 10 ps, is given as an input
to the CMOS driver of aggressor line. The technology used
is 32-nm with thickness and width of the interconnect line
as 0.66 µm and 0.22 µm respectively, with an aspect ratio of
3:1 [9]. The height from the ground plane is considered to be
equal to the thickness of the interconnect line and the spacing
between the two interconnect lines is assumed to be equal to
its width. The global level interconnect length, load capac-
itance and inter-layer metal-insulator dielectric constant of
the line are 1 mm, 2 fF and 2.2 respectively. The line para-
sitics extracted using the setup mentioned above are shown
in Tab. 3.
The corresponding mode velocities, for given
line parasitics, are calculated as odd mode ve-
locity ϑo = 1.71 × 108 m/s and even mode velocity
ϑe = 1.45 × 108 m/s. To obtain high accuracy, the value of
space discretization (∆z) is computed to be less than 0.46mm,
by considering break frequency of 32 GHz and even mode
velocity. The time discretization (∆t) value is calculated to
be 1.869 ps by using the value of (∆z) and odd mode velocity
for the Courant number q = 0.7.
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R [kΩ/m] L [µH/m] C [pF/m] CC [pF/m] MC12 [µH/m] MC13 [µH/m]
(between A* line and V* line) (between A* line and V* line) (between two A* lines)
151.5 1.645 15.114 98.598 1.484 1.264
Tab. 3. Interconnect parasitics for setup mentioned in Sec. 3(A*–Aggressor, V*–Victim).
3.1 Transient Analysis of Coupled Two Inter-
connect Lines
The analysis of inclusive crosstalk noise at far-end ter-
minal of the victim line is performed using, HSPICE, con-
ventional FDTD method and the proposed MRTD method.
The transient response of switching of functional crosstalk
and dynamic in-phase aswell as out-phase crosstalk, are illus-
trated in Figs. 4a–4c. For functional crosstalk, the victim line
remains at ground level, whereas, the aggressor line makes
a transition from the ground to VDD. For dynamic in-phase
crosstalk, the switching from ground to VDD takes place in
both aggressor and victim lines. Finally, the transition takes
place fromVDD to ground and ground toVDD in aggressor and
victim lines, respectively for dynamic out-phase crosstalk. It
is observed from Fig. 4 that the proposed MRTD method
dominates the existing conventional FDTD method and is in
good agreement with HSPICE.
Table 4 presents the computational error in predicting
the crosstalk induced peak voltage and timing, on quiescent
victim line, using the proposed MRTD model and the con-
ventional FDTD, with respect to HSPICE simulations. The
percentage error can be calculated for the methods (M) with
respect to HSPICE (H) by using the equation (29).






The model is tested for the robustness at different input tran-
sition times. It is observed from Tab. 4 that, for the proposed
model, the average error in prediction of crosstalk peak volt-
age is 0.14%when compared to that of 2.7% for conventional
FDTD method. It can also be inferred from the Tab. 4 that
the peak noise timing is well predicted using proposed model
with average error of 1.9% when compared to that of 2.8%
using the conventional FDTD method.
3.2 Transient Analysis of Three Mutually Cou-
pled Interconnect Lines
Further, the proposed MRTD method is extended to
three-coupled interconnect lines as illustrated in Fig. 5 and
it is validated using HSPICE (W-element). The intercon-
nect line parasitics for the analysis of the crosstalk of three-





Fig. 4. Transient response at the far-end terminal of the victim
line during the switching of (a) functional crosstalk (b)
dynamic in-phase and (c) dynamic out-phase crosstalk.
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Input Peak Crosstalk Noise [V] Peak Noise Timing [ps]
Transition Proposed conv.* %age error Proposed conv.* %age error
Time [ps] HSPICE Model FDTD Proposed FDTD HSPICE Model FDTD Proposed FDTD
10 0.33061 0.3288 0.34 0.55 -2.84 91.606 90 89.2 1.75 2.63
20 0.33002 0.3286 0.3398 0.43 -2.96 95.9 94 92.8 1.98 3.23
30 0.32917 0.3284 0.3392 0.234 -3.05 104.2 102.7 101 1.44 3.07
40 0.32875 0.3276 0.3385 0.35 -2.96 114.8 113.2 110.9 1.4 3.39
50 0.32834 0.3274 0.3376 0.29 -2.82 118 116.2 116 1.53 1.69
60 0.32785 0.3269 0.3366 0.49 -2.66 128.6 126.43 125 1.7 2.79
70 0.32635 0.3264 0.3355 -0.02 -2.80 134.56 132.8 131.4 1.31 2.35
80 0.32512 0.3259 0.3343 -0.24 -2.82 140.45 138.52 137.8 1.374 1.88
90 0.32382 0.3251 0.3328 -0.39 -2.77 150.2 144 142.96 4.13 4.82
100 0.32289 0.324 0.3296 -0.343 -2.07 158.31 154.83 153.6 2.19 2.98
Tab. 4. Computational error involved for peak crosstalk noise and peak noise timing on victim line (conv.*–conventional).
The coupling capacitance between the two aggressor lines can














C1 + CC −CC 0
−CC C1 + 2CC −CC
0 −CC C1 + CC
 .
The comparison of the transient response of crosstalk
switching on victim line for three-coupled interconnect lines
between the proposed MRTD method, HSPICE and the con-
ventional FDTD method for two different test cases are il-
lustrated in Fig. 6. It is observed that the proposed MRTD
method is in good agreement with the HSPICE simulation
results. From Figs. 6a and 6b it is also observed that a peak is
resulted in the response using the conventional FDTDmethod
due to its numerical dispersion properties. However, the
proposed MRTD method with its great advantages in nu-
merical dispersion properties [14]–[17] dominates over the
conventional FDTDmethodwith respect to accuracy. Table 5
presents the computational error involved in predicting the
crosstalk induced 50% delay on victim line due to aggressor
lines using the proposed MRTD method and the conven-
tional FDTDmethod with respect to HSPICE. Table 5 shows
that the proposed model has an average error less than 1%,
whereas, the conventional FDTDmethod has an average error
more than 3%.
The elapsed CPU time for the proposed MRTD
method, the conventional FDTD method and the
HSPICE (W-Element method) is determined using the
Intel Core i7 - 3770 CPU (3.40GHz). Table 6 shows the cor-
responding elapsed CPU times of eachmethod. It is observed
that both MRTD and conventional FDTD methods are faster
than HSPICE with respect to simulation time, conventional
FDTD being slightly faster than the proposedMRTD, since it
requires slightly more number of iterations than conventional
FDTD. Therefore, there is a trade-off between accuracy and
simulation time.




Fig. 6. Crosstalk induced 50% Delay analysis on victim line
due to aggressor lines (a) test case-1, (b) test case-2 for
three-coupled interconnect lines.
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Input Switching Mode 50% Delay [ps] on Victim line
%age error
Test Aggressor Victim Aggressor HSPICE Proposed conv.* Proposed conv.*
Cases line1 line line2 HSPICE Model FDTD Model FDTD
1 VDD to 0 VDD to 0 VDD to 0 35 34.43 33.89 1.91 3.45
2 VDD to 0 VDD to 0 VDD 66.088 66.88 64.2 -1.198 2.86
Tab. 5. Computational error involved for 50% Delay on victim line of three-coupled interconnects (conv.*–conventional).







HSPICE MRTD conv.* FDTD
Two 0.2466 ≈ 0.25 0.19035 0.1699 ≈ 0.17
Three 0.382 0.3061 0.2827
Tab. 6. Comparison of elapsed CPU time of the methods
for two and three mutually coupled interconnects
(conv.*–conventional).
4. Conclusion
An accurate model to analyze the crosstalk effects in
coupled VLSI interconnects is proposed in this paper. The
CMOS driver analyzed using the nth power law model and
coupled distributive RLC interconnects are modeled using
the MRTD method. For different number of test cases, the
proposed method shows an average error of 0.14% and 1.9%
with respect to the peak crosstalk noise and the peak noise
timing, respectively, compared to HSPICE results. For three-
mutually-coupled interconnect lines, the average error for the
proposed model is less than 1% whereas the average error
for the conventional FDTD method is more than 3%. It is
observed that the proposed MRTD method is in good agree-
ment with HSPICE simulations and dominates the conven-
tional FDTD method. Besides, the proposed MRTD method
is more time efficient than HSPICE, although the elapsed
CPU time of the proposed MRTD method is higher than the
conventional FDTD method. Further, the proposed method
is highly useful for precise estimation of crosstalk in the
next-generation VLSI interconnects.
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